

APPLICATION FOR LETTERS PATENT

* * * * *

Transistor Structures, Methods of Forming Transistor Structures, and Methods of Forming Insulative Material Against Conductive Structures

* * * * *

Jeffrey W. Honeycutt
Hassan Shahjamali
Daniel Smith

ATTORNEY'S DOCKET NO. MI22-1332

[illegible]

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23

1 comprises BPSG and the sidewall spacers comprise silicon nitride, the
2 etch utilizes conditions which are selective for the BPSG relative to the
3 silicon nitride. The insulative spacers are exposed during formation of
4 the opening, but are etched more slowly than the BPSG, and preferably
5 are not entirely removed by the etch of the BPSG. The opening is
6 intended to be formed to have a periphery "aligned" with the spacers,
7 and the formation of the opening is referred to as a "self-aligned
8 contact" etch.

9 It is desired that the spacers not be entirely removed during
10 formation of the opening so that the spacers can protect the conductive
11 material of the wordlines from being exposed when the opening is
12 formed. If the conductive material of the wordlines becomes exposed in
13 the openings, device failure will likely result. A problem with current
14 semiconductor fabrication processes is that silicon nitride insulative
15 spacers are occasionally over-etched during formation of contact openings
16 in BPSG, leading to exposure of wordline conductive material, and to
17 device failure.

18 A possible method for overcoming the above-discussed problem is
19 described in U.S. Pat. No. 5,700,349, which suggests utilizing $\text{Si}_x\text{O}_y\text{N}_z$ or
20 Al_xO_y based materials to protect conductive portions of a wordline during
21 a SAC method. The utilization of $\text{Si}_x\text{O}_y\text{N}_z$ and Al_xO_y as protective
22 materials relative to the conductive material of a wordline during a SAC
23 method shows promise, in that $\text{Si}_x\text{O}_y\text{N}_z$ and Al_xO_y appear to be more

1 Fig. 6 is a view of the Fig. 1 wafer fragment shown at a
2 processing step subsequent to that of Fig. 1 in accordance with a second
3 embodiment of the present invention.

4 Fig. 7 is a view of the Fig. 6 wafer fragment shown at a
5 processing step subsequent to that of Fig. 6.

6 Fig. 8 is a view of the Fig. 6 wafer fragment shown at a
7 processing step subsequent to that of Fig. 7.

8 Fig. 9 is a view of the Fig. 6 wafer fragment shown at a
9 processing step subsequent to that of Fig. 8.

10 11 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

12 This disclosure of the invention is submitted in furtherance of the
13 constitutional purposes of the U.S. Patent Laws "to promote the progress
14 of science and useful arts" (Article 1, Section 8).

15 In one aspect, the invention is a recognition that deposited
16 antireflective coating (DARC) materials (which are typically $\text{Si}_x\text{O}_y\text{N}_z$,
17 wherein x, y and z are greater than 0 and less than 10) can be utilized
18 to protect conductive materials of wordlines during an etch of BPSG
19 (such as, for example, during a SAC etch).

20 The invention also encompasses a recognition that if $\text{Si}_x\text{O}_y\text{N}_z$ is
21 utilized to protect a conductive material during an etch, the $\text{Si}_x\text{O}_y\text{N}_z$ is
22 preferably electrically insulative. The $\text{Si}_x\text{O}_y\text{N}_z$ can then function to
23

prevent shorting between the protected conductive material and other conductive materials proximate the protected conductive material.

Further, the invention encompasses a recognition that $\text{Si}_x\text{O}_y\text{N}_z$ can have different characteristics if dopant is provided therein relative to if the material is undoped. Specifically, if dopant permeates within $\text{Si}_x\text{O}_y\text{N}_z$, the material can develop conductive characteristics which will destroy its ability to function as an electrically insulative protective layer. Dopant can migrate from a doped oxide (such as, for example, BPSG) provided against $\text{Si}_x\text{O}_y\text{N}_z$, and accordingly the invention encompasses provision of a dopant barrier layer between $\text{Si}_x\text{O}_y\text{N}_z$ and a doped oxide provided proximate the $\text{Si}_x\text{O}_y\text{N}_z$.

Dopant migration problems may also occur relative to materials comprising Al_pO_q (wherein p and q are greater than 0 and less than 10), and accordingly the invention also comprises provision of a dopant barrier layer between materials comprising Al_pO_q and doped oxide (such as, for example, BPSG).

A first embodiment method of the present invention is described with reference to Figs. 1-5. Referring initially to Fig. 1, a semiconductor wafer fragment 10 comprises a semiconductive material substrate 12 having wordlines 14, 16, 18 and 20 formed thereover. Substrate 12 can comprise, for example, monocrystalline silicon lightly doped with a background p-type dopant. To aid in interpretation of the claims that follow, the terms "semiconductive substrate" and

of diffusion regions constitute transistor gates. Accordingly, the shown portion of wordline 16 constitutes a transistor gate between diffusion regions 34 and 36, and the shown portion of wordline 18 constitutes a transistor gate between diffusion regions 36 and 38.

Diffusion regions 34, 36 and 38 can be doped with one or both of n-type dopant and p-type dopant, and can comprise halo regions and/or lightly doped diffusion (Ldd) regions for transistor structures formed from gates 16 and 18.

Wordlines 14, 16, 18 and 20 comprise sidewalls 15, 17, 19 and 21, respectively, with portions of the sidewalls defined by layers 24 and 26 comprising conductive portions. A silicon dioxide layer 40 is formed along the conductive portions of sidewalls 15, 17, 19 and 21, as well as over diffusion regions 34, 36 and 38. Silicon dioxide layer 40 can be formed by, for example, exposing wafer fragment 10 to oxidizing conditions. Such oxidation can correspond to so-called "smiling gate" oxidation which is known in the art to improve performance of transistor devices. In particular embodiments of the invention which are not shown, layer 40 can be eliminated (e.g., not formed).

Referring to Fig. 2, a pair of layers 42 and 44 are formed over wordlines 14, 16, 18 and 20, as well as over regions of substrate 12 between wordline 14, 16, 18 and 20. Layers 42 and 44 comprise electrically insulative material, and at least one of layers 42 and 44 comprises at least one of $\text{Si}_x\text{O}_y\text{N}_z$ (silicon oxynitride) and Al_pO_q , with p,

1 q, x, y and z being greater than 0 and less than 10. Layers 42 and 44
2 can further comprise other insulative materials such as, for example,
3 silicon nitride (which typically is Si_3N_4). Each of layers 42 and 44 can
4 have a thickness of, for example, from about 10\AA to about 750\AA , with
5 a suitable thickness being about 150\AA . In embodiments in which layer
6 40 is not formed (not shown), layer 42 will physically contact (i.e., be
7 against) the conductive material of wordlines 14, 16, 18 and 20.

Sub 17
8 In particular embodiments, one of layers 42 and 44 can consist of
9 either $\text{Si}_x\text{O}_y\text{N}_z$ or Al_pO_q (or consist essentially of such materials), and the
10 other of layers 42 and 44 can consist of silicon and nitrogen (or consist
11 essentially of silicon and nitrogen), and can be, for example, Si_3N_4 .
12 Alternatively, one of layers 42 and 44 can consist of aluminum and
13 oxygen (or consist essentially of such materials), and the other of layers
14 42 and 44 can consist of silicon and nitrogen (or consist essentially of
15 such materials). In yet another alternative embodiment, one of layers
16 42 and 44 can consist of silicon, nitrogen and oxygen (or consist
17 essentially of such materials), and the other of layers 42 and 44 can
18 consist of silicon and nitrogen (or consist essentially of such materials).
19 An exemplary material which consists of aluminum and oxygen Al_2O_3 .

20 Referring to Fig. 3, layers 42 and 44 are anisotropically etched to
21 form electrically insulative pillars 45, 47, 49 and 51 along sidewalls 15,
22 17, 19 and 21, respectively. A suitable anisotropic etch of materials 42
23 and 44 can comprise, for example, a plasma etch utilizing one or more

which can be formed by, for example, chemical-mechanical planarization after filling openings 66, 68 and 70 with conductive material 72.

Another embodiment of the invention is described with reference to Figs. 6-9. In referring to Figs. 6-9, similar numbering will be utilized as was used above in describing Figs. 1-5, where appropriate.

Referring first to Fig. 6, a wafer fragment 100 comprises a substrate 12 having wordlines 14, 16, 18 and 20 formed thereover. An insulative material 102 is provided over wordlines 14, 16, 18 and 20, as well as over regions of substrate 12 between wordlines 14, 16, 18 and 20. Material 102 consists of, or consists essentially of, $\text{Si}_x\text{O}_y\text{N}_z$ or Al_pO_q , with p, q, x, y and z being greater than 0 and less than 10, and can be provided to a thickness of, for example, from about 10Å to about 750Å, with a suitable thickness being greater than about 50Å, and being, for example, about 25% of the gate length for the particular structure. In embodiments in which layer 40 is not formed (not shown), material 102 will contact conductive material of gates 14, 16, 18 and 20.

Referring to Fig. 7, material 102 is anisotropically etched to form insulative pillars 104, 106, 108 and 110 adjacent wordlines 14, 16, 18 and 20, respectively. Subsequently, source/drain regions 50, 52 and 54 are implanted into substrate 12.

Referring to Fig. 8, a dopant barrier layer 60 and doped oxide layer 62 are provided over wordlines 14, 16, 18 and 20 as well as over pillars 104, 106, 108 and 110.

